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Abstract. In this paper new write and read assist tech-
niques, reduced coupling signal negative bitline (RCS-NBL)
and low power disturbance noise reduction (LP-DNR) of 6T
static random-access memory (SRAM) to improve its mini-
mal supply voltage (VMIN), have been presented. To observe
the improvements in VMIN and power consumption of SRAM
with the help of proposed assist techniques, a 32Kb capac-
ity SRAM, with 128 words of 256 bits width, is designed
and simulated in 28-nm bulk CMOS technology. New RCS-
NBL scheme, shows an improvement in SRAM write VMIN by
295mV and also reduces overstress on pass transistor (PG)
of the selected bitcell by 40mV. Proposed LP-DNR scheme
demonstrates an improvement in SRAM read VMIN by 35mV
and also shows a saving of the power loss in the existing
DNR scheme during the read access which occurs due to
continuous flow of current from the cross coupled latch to
the discharge block path after the bitlines have settled. The
static power consumption of this SRAMmacro is improved by
48.9% and 11.7%while dynamic power by 91.7% and 8.1%
with the help of proposed write and read assist techniques
respectively. Area overheads of these proposed RCS-NBL
and LP-DNR assist techniques for this macro are less than
0.79% and 3.70% respectively.
Keywords
Low voltage, low power, SRAM, process variation,
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1. Introduction
In advanced nanometer CMOS technologies, reduction
of minimal supply voltage (VMIN) and chip-area are the pri-
mary concerns of SRAM design. The reduction in VMIN of
the SRAM cell for scaled devices is limited because of the lo-
cal threshold voltage variations resulting from randomdopant
fluctuations and lithographic-dependent patterns have been
increasing [1]. Also, with the increased threshold voltage
variations in scaled transistors the access-disturbance margin
(ADM) [2] and write margin (WM) [3] of the SRAM bitcell
have been degrading. Process variations make SRAM de-
sign less predictable and controllable, moreover the SRAM
design space in terms of prediction and control degrades fur-
ther as supply voltage (VDD) scales down [5]. Meanwhile, to
improve the data stability of the bitcell, dual supply voltage
schemes have been suggested [6], [7]. These schemes use
higher supply voltage for bitcell array and lower supply volt-
age for peripheral blocks to improve the ADM of an SRAM.
Write margin (WM) of an SRAM bitcell, has been improved
by pushing selected bitline to negative voltage or by decreas-
ing the cell voltage [2]. Now a days SRAM read and write
assist techniques are widely used approaches to lower the
VMIN of an SRAM [8]. Firstly, with the help of read and
write assist techniques SRAM stability and write ability have
been increased from theirminimum respective levels required
for proper read and write in SRAM without any assist tech-
niques, which allows us to reduce the corresponding SRAM
VMIN until the SRAM stability and write ability touch their
respective original levels. In this paper, we present 28-nm
bulk CMOS technology based 32Kb 6T SRAM, featuring
low VMIN with new write and read assist techniques. The
focus has been to reduce the VMIN of SRAM since it is one
of the most effective approaches to reduce dynamic as well
as static power of SRAM.
Remaining part of this paper is organized as follows.
Section 2 describes the conventional SRAM assist schemes.
Section 3 elaborates the proposed reduced coupling signal
negative bitline (RCS-NBL) scheme. Section 4 discusses the
proposed low power disturbance noise reduction (LP-DNR)
scheme. Section 5 deals with the impact of process variation
on various SRAM parameters. Section 6 demonstrates the
implementation and simulation results. Finally, we conclude
in Sec. 7.
2. SRAM Assist Schemes
As shown in Fig. 1 conventional SRAM assist tech-
niques are categorized into write and read assist schemes.
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Fig. 1. (a) SRAM bitcell. (b) Timing diagram of write-assist techniques LCV, WLOD, NBL [2] and RCGV technique (c) Timing diagram of
read-assist technique WLUD.
2.1 Write Assist Schemes
The techniques which aid the bitcell in changing the
state during write operation are called write assist techniques
and now these techniques are widely used in most low power
SRAMs. The basic idea behind the write assist scheme is
to decrease the ratio of strength of pull-up transitor to pass
transistor of an SRAM cell when the wordline (WL) of the
cell is enabled for write operation.
Conventional SRAM write assist schemes are cate-
gorized into following four techniques depending on the
approach used to lower the ratio of pull-up to pass tran-
sistor strength of an SRAM cell during the write opera-
tion. Negative bitline (NBL) scheme, Wordline overdrive
(WLOD) scheme, Lowering cell VDD voltage (VDDCELL)
(LCV) scheme [2] and Raising cell ground voltage (VSSCELL)
(RCGV) scheme. Figure 1(a) shows the schematic of an 6T
SRAM bitcell and Fig. 1(b) shows these conventional write
assist techniques to enhance the write ability of the SRAM
bitcell. In NBL scheme the selected bitline is pushed to
negative voltage during write operation, which results in an
increase of VGS of the corresponding pass transistor hence
the strength of this pass transistor has been enhanced, this
improves the WM of the cell. While in WLOD scheme the
strength of pass transistor is increased by boosting the WL
voltage i.e. the gate voltage of the pass transistor. In LCV
scheme, the strength of pull-up device is reduced by lowering
the source voltage (VDDCELL) of pull-up devices while keep-
ing wordline voltage (VWL) at VDD. In RCGV scheme also,
the same idea is used to weaken the pull-up device, but in
this case it is achieved by weakening the pull-up gate voltage
instead of the source voltage, which is realized by raising the















Fig. 2. Schematic of (a) Capacitive coupling signal (CCS) circuit
(b) Proposed Reduced coupling signal (RCS) circuit.
2.2 Read Assist Schemes
The read disturb problem can be mitigated by adding a
dedicated read port to isolate the bitcell internal nodes from
the bitlines, but these resulting 7T, 8T, 9T and 10T SRAM
bitcells [9–13] occupy larger area. The access-disturbance
margin (ADM) can be improved by reducing the amount of
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charge injection from the pre-charged bitline to the ‘0’ node
of the active bitcell. This can be achieved by reducing the
strength of pass transistor and/or bitline capacitance with
slow WL rise [14], [15]. Figure 1(c) shows conventional
SRAM read assist scheme, WL underdrive (WLUD), used
to improve the ADM of an SRAM bitcell by reducing the
strength of the pass transistor.
3. Proposed Reduced Coupling Signal
Negative Bitline Scheme
In this work, NBL technique is being used aswrite assist
scheme, since this is themost effective technique to reduce the
SRAM VMIN [16]. Also, this technique shows highest WM
without reducing the ADM of the half selected bitcells [2].
To realize NBL write assist scheme, capacitive coupling sig-
nal (CCS) approach shown in Fig. 2(a) is being used, which
generates negative voltage at the bitline supposed to get down
for write operation. In this scheme ENB_NBL signal propa-
gates to NBL_FIRE signal as the falling edge of ENB_NBL
signal triggers the fall of NBL_FIRE signal from the voltage
level it was sitting before. The NBL_FIRE signal is coupled
to negative bias (NVSS) signal through capacitor C1. The
pre-charged voltage level of NBL_FIRE signal before it starts
to fall is one of the key parameters to determine the negative
bias (NVSS) voltage level, which means that for higher VDD
operation the generated voltage level of NVSS signal will be
more negative. As shown in Fig. 3(a) with the help of write
driver and column multiplexer, NVSS signal is applied to the
selected bitline. Thus, coupling technique produces higher
negative bitline bias level for higher VDD operation but there
are two main disadvantages of higher negative voltage level
at bitline, one stability concern of the half-selected bitcells
in the same column and the other one is overstress on pass
transistor of the selected bitcell, which is connected to this
negative biased bitline, as for this pass transistor VGS is too
large, and this overstress condition is also getting worse for
high VDD operation [1].
To address these two issues, reduced coupling signal
(RCS) circuit as shown in Fig. 2(b) is proposed here as write
assist scheme. In this scheme, the voltage level ofNBL_FIRE
signal is reduced with the help of coupling voltage reduction
block shown in this figure.
With the reduction in voltage level of NBL_FIRE sig-
nal, the negative bias (NVSS) signal level is reduced and
hence negative bitline voltage level is reduced. In this
work, 32Kb SRAM with column mux (CM) = 8 i.e. an
SRAM with physical rows (PR)=128 and physical columns
(PC)=256 has been simulated with CCS-NBL, proposed
RCS-NBL and state of the art SCS-NBL [1] write assist
schemes. In CM=8 configuration 8-columns of bitcells are
muxed with single write driver and hence single write assist
block as shown in Fig.3(a). Simulated waveforms are plot-
ted in Fig. 3(b) and 3(c) for comparison of CCS-NBL with

























































































































































Fig. 3. (a) Proposed RCS-NBL write assist scheme (b) Simu-
lation waveforms of CCS-NBL and RCS-NBL write as-
sist schemes (c) Simulation waveforms of RCS-NBL and
SCS-NBL write assist schemes.
respectively. Figure 3(b) and 3(c) demonstrate that the nega-
tive voltage level of NVSS is reduced by 40mVwith the help
of RCS-NBL scheme aswell as SCS-NBL scheme, andwhich
has resulted in reduction of negative bitline voltage by same
amount, this reduction will be more significant for higher
VDD operation. Thus RCS-NBL and SCS-NBL schemes ad-
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dress both the issues mentioned above. However, as shown
in Fig. 3(c) proposed RCS-NBL scheme also improves the
performance of write operation of the bitcell as compared
to SCS-NBL scheme, because in this scheme the genera-
tion of NVSS signal can be triggered at the same time when
CLKW signal rises from ’0’ to ’1’ while in the case of SCS-
NBL scheme generation of NVSS signal will be initiated
after ∆t time to get same assist level as in the case of RCS-
NBL scheme. With 6σ process variation, simulation results
shown in Fig. 4 demonstrate the improvement in SRAMwrite
VMINwith NBL techniques. In this figure, blue plot shows
the required bitline voltage to write the bitcell, red, green
and black plots represent coupled NBL voltage levels with
CCS-NBL, proposed RCS-NBL and SCS-NBL techniques,
respectively. Points A and B represent SRAM write VMIN
without and with write assist techniques respectively. It can
be observed from this figure that the proposed RCS-NBL
as well as the SCS-NBL write assist technique demonstrate
improvement in SRAM write VMIN by 295mV.
4. Proposed Low Power Disturbance
Noise Reduction (LP-DNR) Scheme
Read assist scheme WLUD improves the stability of
half-selected bitcells but degrades both the read and write
performances of selected bitcell [4]. Further WLUD scheme
also shows rise in access time of bitcell with reducing VMIN,
then to improve theVMIN, disturbance noise reduction (DNR)
scheme was proposed as read assist scheme [2]. In this
scheme, both the bitlines are lowered simultaneously, before
the WL is activated to reduce the level of noise injection to
the bitcell nodes, by discharging through clamping and dis-
charge blocks. With lowering the bitlines voltage level at WL
enabled time ADM increases to a certain level and thus the
bitlines voltage level at which ADM is getting its maximum
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Bitline voltage level(V) just before WL rise
ADM(V) Vs Bitline Voltage(V)
Bitline lower voltage level is limited by
cross-coupled latch and clamping block
Fig. 5. Simulation result of ADM(V) versus bitline voltage level


























) Minimum BL(V) provided bylevel
P )DNR block with rocess Variation(σ
Fig. 6. Simulated minimum bitline voltage(V) at WL rise time
with process variation(σ).
However, ADM degrades drastically as bitline voltage
level goes below VSAFE [2]. Figure 5 shows the plot of
simulated results of ADM versus bitline voltage level at WL
enabled time with 6σ process variation for the bitcell being
used in this work and these results also endorse the same trend
of steep degradation of ADMwith bitline voltage level below
VSAFE . Thus to ensure enough data stability of the selected
bitcells, proposed circuit must provide bitline voltage level
at WL enable timing, more than or equal to VSAFE but not
below it. Hence here for 6σ process variation cross-coupled
latch, clamping and discharge circuits have been designed to
keep bitline lowest voltage level to VSAFE. Figure 6 shows the
simulated results of biltline voltage level provided by DNR
block with process variation for VDD = 1.0 V. These results
demonstrate that DNR block being used in this work is pro-
viding bitline voltage level which is more than or equal to
VSAFE as indicated in Fig. 5. In DNR scheme, after the low-
ering of bitlines, asWL is activated bitcell read current (IRead)
from bitline to cell node storing ’0’ , in addition to bitline
discharge current pulls down the corresponding bitline low
enough to put ON one of the two PMOSs of cross-coupled
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latch for which this bitline is acting as its gate. Thus as
per the action of cross-coupled latch, this bitline goes down
to ’0’ and other one goes to (VSAFE+ΔV). PMOS which is
ON keeps one of the two bitlines at (VSAFE+ΔV) for the
period WL enabled time to the time at which the bitline is
pre-charged to VDD again. For this period, pass transistor
of the bitcell connected to the same bitline supplies current
to it since this pass transistor is working very close to the
subthreshold region. Thus, during this time period, a sum of
PMOS ON current and pass transistor subtheshold current,
ILOSS, is drawn from supply VDD and pushed to discharge
block through the pair of clamping PMOS devices connected
to the bitline settled at (VSAFE+ΔV).
To save this loss of power contributed by ILOSS, DNR
circuit [2] has been modified and resulting circuit shown
in Fig. 7(a) is proposed here as a new low power distur-
bance noise reduction (LP-DNR) read assist scheme. Fig.7(b)
shows the timing diagram of proposed LP-DNR circuit for
an access operation of the bitcell. As shown in this figure
after WL is enabled, IRead in addition to discharge current
pulls the bitline BT enough low to turned-on PMOS P10
of ILOSS path shut-off circuit, subsequently shut-off signal
is activated (shut-off=’1’) with LP_DNR=’1’. Thus during
SHUT_PCHwindow, active shut-off signal turns off P2 & P3
devices, which results in stop of the flow of ILoss but in case
of DNR scheme this flow continues throughout SHUT_PCH
window. In proposed LP-DNR scheme, as the flow of ILOSS
is blocked by turning off P2 device, the bitline BB starts to
charge towards VDD while BT remains at 0V, finally bitlines,
BB & BT are synchronized with cell data, hence neither ’1’
noise nor ’0’ noise can inject to the cell which results in high-
est stability of the bitcell. Also, with this synchronization of
bitlines with cell data the active current drawn from power
supply VDD is diminished.
5. Impact of Process Variability
In modern technologies intrinsic device variability of
scaled devices dominates the traditional (worst-case) overall
process spread that is generally used to determine the design
window for the digital design community [17]. Transistor
threshold voltage standard deviation σVT can be used to rep-
resent the intrinsic device variability, which is expressed as
follows [18].
σVT = 3.19 × 10−8
tox.N0.401A√
Leff×Weff
. [V ] (1)
To simulate various SRAM parameters, with the impact
of process variation, σVT for all the concerned devices have
been obtained using (1).
The simulation results for 6.5σ weak bitcell, shown in
Fig. 8 demostrate the need of LP-DNR circuit to combat the
access disturbance of the cell. For SRAM read operation bit-
lines are pre-charged to VDD before the access of the cell, and





















































































Fig. 7. (a) Proposed LP-DNR circuit (b) Timing diagram of the
proposed LP-DNR read assist scheme.
(PG1,PG2) of the cell by enabling WL. Figure 8(a) shows
the simulated waveforms for read operation, as the bitcell is
accessed, noise from BT will be injected to the cell storage
node XT storing ’0’ data before this access of the cell, thus
XT node voltage rises to the voltage level which is sufficient
to flip the cell, which results in functional failure. Further, the
required voltage level at XT to flip the cell is also degrading
as the cell gets weaker due to process variation. Figure 8(b)
shows that the bitlines are lowered by LP-DNR circuit before
the access of the cell hence the level of noise injection from
BT to bitcell node XT storing ’0’ data before the access of
the cell, is reduced which results in successful read operation
of the cell.
Simulation results shown in Fig. 9, demonstrate the im-
provement in read VMINwith the help of LP-DNR and DNR















Fig. 7. (a) Proposed LP-DNR circuit (b) Timing diagram of the
proposed LP-DNR read assist scheme.
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LP-DNR:OFF Functional failure






















LP-DNR:ON Maintaining cell data










XT node retains '0'
(b)
Fig. 8. LP-DNR effect on disturbance failure for weak bitcell






















Bitline voltage provided by LP-DNR
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Bitline voltage provided by DNR
Fig. 9. Simulated read VMINfor LP-DNR and DNR schemes.
minimum bitline voltage for non-destructive read operation
of the cell, blue and red curves represent the bitline volt-
age level provided by LP-DNR and DNR schemes respec-
tively. Here points A and B are representing SRAM read
VMINwithout and with read assist techniques, respectively. It
can be observed from these results that with the help of both
the proposed as well as the DNR scheme, SRAM read VMIN















































Fig. 10. Layout of 6T SRAM bitcell (a). Layout of 3×3 miniar-

















































Fig. 11. Layout of Capacitive coupling signal (CCS) circuit (a)
and proposed Reduced coupling signal (RCS) cir-
cuit (b).
6. Implementation and Simulation Re-
sults
In this paper, all the layouts have been carried out using
Synopsys Custom Designer Layout Editor (CDLE) and veri-
fied for DRC and LVS checks using IC Validator for 28-nm
CMOS technology node while the RC parasitic extraction
has been done using Synopsys Tool STAR-RC for the same
technology node. Layouts of 6T SRAM bitcell as well as
3×3 miniarray are shown in Fig. 10(a) and (b).
Parasitics of centred 6T-SRAMbitcell ofminiarray have
been deduced from the extracted netlist of miniarray. Fig-
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ures 11(a) and (b) show the layouts of capacitive coupling
signal (CCS) circuit and proposed reduced coupling signal
(RCS) circuit respectively. Layouts of DNR and LP-DNR
circuits are as shown in Fig. 12(a) and (b). In this work, the
simulation setup for 32Kb SRAM with CM=8 , is made us-
ing center decode architecture as shown in Fig. 13. To get the
loading netlist for this SRAM instance each bitcell in array
is replaced by its extracted netlist deduced from miniarray as
discussed above. To observe the impact of proposed assist
schemes with respect to no assist circuits and with assist cir-
cuits, extracted netlists for existing assist circuits, CCS and
DNR have been used. For the proposed assist circuits RCS-
























































































































Fig. 14. Simulated SRAM VMINwith process variation(σ).
Figure 14 depicts the sigma-qualification of SRAM. In
this figure, red square, blue dot and green rhombus repre-
sent SRAM VMIN to qualify for a particular level of process
variation(σ) for no write assist scheme, with proposed write
assist scheme (RCS-NBL) and for retention mode, respec-
tively.
Power numbers along with VMIN of above mentioned
SRAM macro, collected with the help of simulations, for
respective write assist and read assist schemes as well as
without assist schemes are shown in Tab. 1 (a) and (b) re-
spectively.
SCHEME V (V)MIN POWER(µW)
DYNAMIC STATIC
W/O WRITE ASSIST 0.905 975 22
CCS-NBL 0.61 75.2 9.82
RCS-NBL 0.61 81.3 11.3
State of the art (SCS-NBL) 0.61 76.2 9.82
(a)
SCHEME V (V)MIN POWER(µW)
DYNAMIC STATIC
W/O READ ASSIST 0.834 311 26.31
LP-DNR 0.799 286 23.20
State of the art (DNR) 0.799 334 23.21
(b)
Tab. 1. Dynamic and static power-numbers along with VMIN for
(a) write assist schemes (b) read assist schemes.










W/O ASSIST W/I ASSIST
RCS-NBL 0.905 0.61 91.7% 48.9%
LP-DNR 0.834 0.799 8.1% 11.7%
Tab. 2. Static power-improvement with assist circuits.
7. Conclusions
We have proposed new write and read assist circuits,
RCS and LP-DNR respectively, to improve SRAM VMIN for
28-nm bulk CMOS technology. Simulation results with 6σ
process variation for 32Kb SRAM CM=8 macro, demon-
strate that SRAM write VMINis lowered to 0.61 V, which is
an improvement of 295mV with respect to without any write
assist scheme.
SRAM read VMIN has been lowered to 0.799 V, which
is an improvement of 35mV as compared to without any
read assist scheme. Table 2 summarizes the improvements
in the respective SRAM VMIN, dynamic power and static
power consumption for this SRAM macro with the help of
corresponding assist techniques.
LP-DNR scheme also improves dynamic power con-
sumption by 16.8% as compared to DNR scheme, while in
the case of RCS-NBL scheme dynamic power consumption
degrades by 6.3% as compared with SCS-NBL write assist
scheme. Over stress on PG transistor of selected bitcell as
well as the stability issue of half-selected bitcells in the exist-
ing CCS-NBL scheme especially at higher operating voltages
has been addressed in the proposed RCS-NBL scheme at the
cost of power degradation during the short duration of clock
inactive window. Area overheads of these proposed RCS-
NBL and LP-DNR assist techniques for this macro are less
than 0.79% and 3.70% respectively.
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